# National Exams December 2016 

07-Elec-B5, Advanced Electronics

3 hours duration

Notes:

1. If any doubt exists as to the interpretation of any question, the candidate is urged to submit, within their answer, a clear statement of any assumptions made.
2. This is a CLOSED BOOK EXAM.

Any non-communicating calculator is permitted.
3. Answer all FIVE (5) questions.
4. All questions are worth 20 marks each.
5. Please start each question on a new page and clearly identify the question number and part number, e.g. Q4(a).
6. In schematics, ground and chassis may be assumed to be common, unless specifically stated otherwise.
7. Unless otherwise specified, assume that Op-Amps are ideal and that supply voltages are $\pm 15 \mathrm{~V}$.
8. If questions require an answer in essay format, clarity and organization of the answer are important. Provide block diagrams and circuit schematics whenever necessary.

## QUESTION (1)

Assume $\beta=100,\left|V_{A}\right|=\infty,\left|V_{B E(\text { on })}\right|=0.7 \mathrm{~V}$, and $\left|V_{C E(\text { sat })}\right|=0.3 \mathrm{~V}$

a) Determine the dc bias points: $I_{C 1}, I_{C 2}$, $V_{E 1}, V_{E 2}, V_{C 1}$, and $V_{B 1}$.
b) What is the gain $v_{\text {out }} / v_{\text {in }}$ ?
c) What is $R_{\text {in }}$ ?
d) What is $R_{\text {out }}$ ?
(20 points)

## QUESTION (2)

Given: $V_{T H}=1.2 \mathrm{~V}, K=0.8 \mathrm{~mA} / \mathrm{V}^{2}, \lambda=0$, $V_{D D}=V_{S S}=5 \mathrm{~V}$, and $R_{L}=2 \mathrm{k} \Omega$
(a) Design the biasing circuit such that $I_{D S I}=0.4 \mathrm{~mA}, V_{D S I}=V_{D S 2}=2.5 \mathrm{~V}$.
Given that $R_{S}=10 \mathrm{k} \Omega, R_{1}+R_{2}+R_{3}=300 \mathrm{k} \Omega$.
(b) What are the small signal voltage gain, $v_{\text {out }} / v_{i n}$, the input and output resistance?
(20 points)


Useful formulae: for n -channel MOSFET

$$
\begin{array}{ll}
i_{D S}=K\left[\left(v_{G S}-V_{T H}\right) v_{D S}-\frac{1}{2} v_{D S}^{2}\right] & \text { triode region } \\
i_{D S}=\frac{1}{2} K\left(v_{G S}-V_{T H}\right)^{2}\left(1+\lambda v_{D S}\right) & \text { saturation region }
\end{array}
$$

## QUESTION (3)

The following circuit can be considered as a CE amplifier with a $\beta$ feedback network. Assuming that $Q_{1}$ has an infinite current gain ( $\beta_{1}=\infty$, not to be confused with the feedback ratio) and $r_{o}=\infty$.


Given:
$R_{1}=R_{2}=R_{3}=10 \mathrm{k} \Omega, R_{\mathrm{B}}=R_{\mathrm{C}}=5 \mathrm{k} \Omega, V_{T}=25 \mathrm{mV}$
a) Find the closed loop trans-resistance gain $v_{O U T} / i_{S}$ in (V/A)
b) Find the input resistance, $R_{i f}$ seen by the input current source $i_{S}$.
c) Find the output resistance, $R_{o f}$ at the output terminal.
(20 points)

## QUESTION (4)

The following class AB amplifier stage is biased such that the dc output voltage is 0 V if the input voltage, $v_{S}$ is zero. The forward voltage drop of the diodes $D_{1}$ to $D_{4}$ are 0.7 V (independent of current level) and $\left|V_{B E}\right|$ for the complementary power Darlington transistors $Q_{1}$ and $Q_{2}$ are 1.2 V (independent of current level). The input voltage, $v_{S}$ is supplied by an ideal voltage amplifier, $A$ which can be considered to be consuming zero power.


Given:
(20 points)
$\beta=500$, and $\left|V_{C E(\text { sat })}\right|=0.3 \mathrm{~V}$ for $Q_{1}$ and $Q_{2}$
$R_{1}=R_{2}=1 \mathrm{k} \Omega, R_{3}=R_{4}=5 \Omega, R_{L}=8 \Omega$
a) Estimate the standby power, $P_{\text {standby }}$ with $v_{S}=0 \mathrm{~V}$.
b) Find the maximum peak to peak output voltage swing, $V_{O(p-p) \text {. }}$ Hint: remember to take $R_{3}$ and $R_{4}$ into account.
c) What is the minimum input voltage level for $v_{S}$ to achieve maximum peak output?
d) Find the maximum rms output power, $P_{\text {out }(\max )}$ that can be delivered to $R_{L}$.
e) Find the efficiency, $\eta$ of this output stage when delivering maximum output power.

## QUESTION (5)

An op amp has an open-loop transfer function (without $C_{f}$ ) and the corresponding equivalent circuit as shown below. The open-loop first pole and second pole locations are at 0.1 MHz and 1 MHz , respectively. The first pole is caused by the input circuit of that stage, and that the second pole is introduced by the output circuit. Compensate this op amp using $C_{f}$ such that it will be stable. Provide justification for your choice of $C_{f}$. What will be the frequencies of the new first and second poles? What will be the new phase margin?
(20 points)


Given:

$$
\begin{aligned}
& C_{1}=100 \mathrm{pF} \\
& C_{2}=5 \mathrm{pF} \\
& g_{m}=40 \mathrm{~m} \mathrm{~A} / \mathrm{V}
\end{aligned}
$$

Source: Sedra and Smith, Microelectronics

