

National Exams May 2011
04-BS-4 Electric Circuits and Power

3 hours duration

Notes:

1. If doubt exists as to the interpretation of any question, the candidate is urged to submit with the answer paper, a clear statement of assumptions made;
2. Candidates may use one of two calculators, a Casio or Sharp approved models. This is a **Closed Book** exam. One aid sheet written on both sides is permitted.
3. Any five questions constitute a complete paper. Only the first five questions as they appear in your answer book will be marked.
4. All questions are of equal value.

Marking Scheme

- Question 1: (a) 5 marks, (b) 5 marks, (c) 5 marks, (d) 5 marks.
Question 2: (a) 5 marks, (b) 5 marks, (c) 5 marks, (d) 5 marks.
Question 3: (a) 5 marks, (b) 5 marks, (c) 5 marks, (d) 5 marks.
Question 4: (a) 5 marks, (b) 5 marks, (c) 5 marks, (d) 5 marks.
Question 5: (a) 5 marks, (b) 5 marks, (c) 5 marks, (d) 5 marks.
Question 6: (a) 5 marks, (b) 5 marks, (c) 5 marks, (d) 5 marks.
Question 7: (a) 5 marks, (b) 5 marks, (c) 5 marks, (d) 5 marks.

Question 1

In the DC circuit of Figure 1 assume the following: $R_1 = 3\ \Omega$, $R_2 = 6\ \Omega$, $R_3 = 15\ \Omega$, $R_4 = 8\ \Omega$, $R_5 = 6\ \Omega$, and $V_s = 24\text{ V}$. It is observed that $I_5 = 2\text{ A}$.

- Write Kirchhoff's Current Law (KCL) equations for nodes A, B, and C;
- Write Kirchhoff's Voltage Law (KVL) equations for loops $R_1R_3R_o$ and $R_1V_sR_5R_o$;
- Calculate voltage V_{BD} and current I_3 ;
- Calculate R_o , I_o and the power dissipated in resistor R_o .




Figure 1: Circuit diagram for Question 1

Question 2

Consider the circuit of Figure 2. Known parameters are: $R_1 = 12.5\text{ M}\Omega$, $R_2 = 22.5\text{ k}\Omega$, $R_3 = 300\text{ k}\Omega$, $R_4 = 100\text{ k}\Omega$, $R_5 = 10\text{ k}\Omega$, $R_6 = 10\text{ k}\Omega$, $R_7 = 5\text{ k}\Omega$, and $V_s = 20\text{ V}$. Determine the following:

- Thevenin equivalent resistance seen by the load;
- Thevenin equivalent voltage seen by the load;
- Power transferred to the load if the load resistance is $R_L = 100\ \Omega$.
- Determine the load resistance for the maximum power transfer. Determine the power transferred to the load in this case.




Figure 2: Circuit diagram for Question 2

Question 3

In the circuit of Figure 3 $R_1 = 3\Omega$, $R_2 = 3\Omega$, $R_3 = 6\Omega$, $R_4 = 4\Omega$, $R_5 = 4\Omega$, $R_6 = 8\Omega$, $L = 20\text{ mH}$, and $V_s = 12\text{ V}$. The switch S is closed for a long time. At $t = 0\text{ s}$, the switch S opens.

- Calculate the voltage across the resistor R_4 and the inductor current in steady-state while the switch S is closed.
- What is the energy stored in the inductor at $t = 0_-$ s.
- Calculate the time constant of the circuit when the switch is open;
- Plot the current $I_L(t)$ from $t = -5\text{ ms}$ to $t = 25\text{ ms}$;




Figure 3: Circuit diagram for Question 3

Question 4

In the circuit of Figure 4 assume the following: $L_1 = 160\text{ mH}$, $L_2 = 80\text{ mH}$, $R_1 = 5\Omega$, $R_2 = 2\Omega$, $C = 20\text{ mF}$, and $v_s(t) = \sqrt{2}10 \cos(100t)\text{ V}$. Assume that the circuit is in a steady-state operating condition. Calculate the following:

- Impedances Z_{L1} , Z_{L2} , and Z_C ;
- Voltage phasor \underline{V}_1 ;
- Current phasor \underline{I}_1 ;
- Capacitor current in time-domain.




Figure 4: Circuit diagram for Question 4

Question 5

In the circuit of Figure 5, parameters are: $R_1 = 120\ \Omega$, $R_2 = 13\ \Omega$, $L_1 = 19\ \text{mH}$, $L_2 = 3\ \text{H}$, $C = 220\ \text{pF}$, $V_{s1}(t) = 24 \cos(\omega t)\ \text{V}$.

- Determine the source frequency so that current $I_1(t)$ and voltage $V_2(t)$ are in phase.
- What is the frequency of (a) called? Does any other frequency have the same property in the circuit of Figure 5?
- For the frequency calculated under (a) calculate currents $I_1(t)$, $I_2(t)$ and $I_3(t)$.
- Calculate active and reactive power supplied by the source.




Figure 5: Circuit diagram for Question 5

Question 6

A diode bridge rectifier is used to provide a DC current to a $50\ \text{k}\Omega$ resistive load. Rectifier will be supplied by an ideal AC voltage source ($60\ \text{Hz}$, $20\ \text{V}_{\text{RMS}}$).

- Draw the rectifier schematic diagram. Sketch the input voltage, the output voltage, the output current, and the current through each of the four rectifier diodes.
- Find the peak and the average current in the load.
- Sketch the input and the output voltage if the rectifier diode has on-state voltage drop of $0.5\ \text{V}$.
- Using a $100\ \Omega$ resistance, design an RC low-pass filter (for DC side) that can attenuate a $120\ \text{Hz}$ sinusoidal voltage by $20\ \text{dB}$ with respect to the DC gain.

Question 7

A logic platform controls a heating and air-conditioning system. It uses the following sensors for operation:

- A) Time elapsed from the last compressor turn-off instant (1 if the minimal time is exceeded)
- B) Over-temperature (1 if the ambient temperature is higher than t_{HI})
- C) Under-temperature (1 if the ambient temperature is lower than t_{LO})
- D) Heating function switch (1 if ON)
- E) Cooling function switch (1 if ON)
- F) Furnace over-temperature (1 if the furnace temperature is higher than $t_{Furnace}$)

The furnace should be turned on if the heating function switch is in the ON position and the ambient temperature is lower than the set value for heating t_{LO} . The compressor should be turned on if the cooling function switch is in the ON position and the ambient temperature is higher than the set value for cooling t_{HI} . Once the compressor is turned off there is a minimum time delay before it is allowed to turn on again. The fan should be ON if the compressor is ON or if the furnace temperature is higher than $t_{Furnace}$.

- a) Design the logic circuit that controls the furnace.
- b) Design the logic circuit that controls the compressor.
- c) Construct the truth table for controlling the fan.
- d) Design the logic circuit that controls the fan.

Note:

Any gate type can be used to construct the logic circuits.